

ALICE FoCal-E PAD 検出器の信号読み出しに 向けたVMM2 チップの性能評価

Examining the SRS VMM2 based hybrid as a front-
end board for the ALICE FoCal-E Pad detector



University of Tsukuba, Tsukuba University of Technology^A,
CERN RD51 group^B

Byungchul Kim for the RD51 collaboration, Tatsuya Chujo, Motoi Inaba^A,
Hans Muller^B, George Iakovidis^B, Eraldo Oliveri^B

Contents

- **Introduction**

- ALICE FoCAL-E upgrade project at forward region
Current readout electronics system for FoCAL-E Pad
Current problems of FoCAL-E pad and possible solution

- **New readout system with VMM**

- VMM2 Architecture - Complete ASIC
Readout system of VMM2 hybrid
Analysis software - NTU Athens

- **Results**

- Response check by internal Test Pulse DAC with oscilloscope
Linearity check with internal test pulse by gain variation
VMM test with Micro Megas detector

- **Summary & Outlook**

Introduction


ALICE FoCAL-E upgrade project at forward region(LHC long shutdown in 2020)

FoCal-E (Electro-magnetic calorimeter)

HGL(High Granularity Layer)

Shower position measurement
MAPS technology
(pixel $25 \mu\text{m}$)


Utrecht university(Nederland)



LGL(Low Granularity Layer)



Photon shower energy measurement
Silicon PAD technology

Oak Ridge National Laboratory(U.S)
& University of Tsukuba



Current readout electronics system for FoCal-E Pad

FoCal-E → APV25



Current problems of FoCAL-E pad and possible solution

- 1) Energy measurement is saturated near at 50GeV beam energy




To meet our physics goal need more energy dynamic range up to 300GeV

- 2) Data taking rate with APV25 is 1kHz.



need faster data taking rate around 1MHz at forward region.





New readout system with VMM2 hybrid is tested with RD51 group.

New readout system with VMM

VMM2 hybrid

- Standard Panasonic connector(130pin)
- 2 x VMM2 ASICs
- 1 x Spartan FPGA + 1 Flash
- 128 channel (64 x 2)
- readout rate could be 5MHz.


HDMI FPGA



Panasonic connector (130pin)

VMM2 ASIC

VMM2 Architecture - Complete ASIC



- VMM can get analog signal through shaper
- VMM has ADC(Analog Digital Converter) inside the chip
 - =>This function makes digital signal out put
 - =>It could be faster readout system compare to APV25 based SRS system with shorted ADC process
- VMM has internal test pulse

Readout system of VMM2 hybrid

VMM2
Discriminator, shaper,
ADC(Analog Digital Converter),etc..



SRS


D-CARD
+FEC(Front End Concentrator)

Readout digital signal
Response to computer




NTU Athens(BNL)
Control VMM2 chips and take data

VMM2 hybrid




HDMI

SRS



PC
NTU Athens
Ethernet



Analysis software

NTU Athens software - connect and control VMM2

Control

IPs: 10 0 0 2 1
Open Communication
Command: APP FEC S6 SPI Read Write
All Alive
Channels: HDMI 1 2
1 2 3 4 5 6 7 8
Set Mask
Link Status
Reset Links
Trigger Acquisition
TP Delay: 81 100 k25ns ACQ Sync: 3FFF 4096 k25ns
Trg Per: 4096 ACQ Win: 100 k25ns
Set
Pulser: External ACQ On ACQ Off
Frame C: Set Trigger C: Set
Reset VMM2 Reboot FEC
ADDC
10 0 0 9
Connect Disconnect N/A
DAC Data Trigger Counter
On Real Enable
Off test Disable
Time Window
255 Set
Init
Run Control
Run Number: 9003 Angle: 0
Clear Counters Triggers: 0 Hits: 973195
Directory: xationData_2015_Jan:Feb Start Run Stop Run
Comments: Run:9002 finished Trigger Data Write Data Calibration Show Channels Enable Debug
FEC Response
Clear
***** NEW PACKET RECEIVED *****
Data Received Size: 24 bytes
Req ID: 7495
Data, 1: 3
Data, 2: aaaaffff
Data, 3: 0
Data, 4: 0
Data, 5: 1

Global Registers
Ch. polarity: negative Analog Tristates: Off
Gain (sg): 3.0 mV/fC TAC Slop Adj (stc): 125 ns
Neighbor Trigger (sg): Off Disable At Peak: Off
Leak. Curr.: Enabled Double Leak: On
Peak time (st): 200 ns Sub Hysterisis: Off
ART: On Mode: Timing At Dual Clock: Off
sbfp: Off sbfp: Off sbft: Off
Ch. Mon: 1 (P DAC) SCMX: Off SBMX: Off
ADCs: Enable
Direct Time: Off Mode: 0 0
8-bit Conv. Mode: On 6-bit Off
10b ADC: 200ns 8b ADC: 100ns 6b ADC: Low
Dual Clock Data: Off Dual Clock 6-bit: Off
Threshold DAC: 300
Test Pulse DAC: 269.34 mV 50
 Load Calibration
 Load Threshold
 Use Mapping

VMM2 Channels
SP SC SL ST SM 0 mV SMX 0 ns 0 ns 0 ns
1 negative 0 mV 0 ns
2 negative 0 mV 0 ns
3 negative 0 mV 0 ns
4 negative 0 mV 0 ns
5 negative 0 mV 0 ns
6 negative 0 mV 0 ns
7 negative 0 mV 0 ns
8 negative 0 mV 0 ns
9 negative 0 mV 0 ns
10 negative 0 mV 0 ns
11 negative 0 mV 0 ns
12 negative 0 mV 0 ns
13 negative 0 mV 0 ns
14 negative 0 mV 0 ns
15 negative 0 mV 0 ns
16 negative 0 mV 0 ns
17 negative 0 mV 0 ns
18 negative 0 mV 0 ns
19 negative 0 mV 0 ns
20 negative 0 mV 0 ns
21 negative 0 mV 0 ns
22 negative 0 mV 0 ns
23 negative 0 mV 0 ns
24 negative 0 mV 0 ns
25 negative 0 mV 0 ns
26 negative 0 mV 0 ns
27 negative 0 mV 0 ns
28 negative 0 mV 0 ns
29 negative 0 mV 0 ns
30 negative 0 mV 0 ns
31 negative 0 mV 0 ns
32 negative 0 mV 0 ns
33 negative 0 mV 0 ns
34 negative 0 mV 0 ns
35 negative 0 mV 0 ns
36 negative 0 mV 0 ns
37 negative 0 mV 0 ns
38 negative 0 mV 0 ns
39 negative 0 mV 0 ns
40 negative 0 mV 0 ns
41 negative 0 mV 0 ns
42 negative 0 mV 0 ns
43 negative 0 mV 0 ns
44 negative 0 mV 0 ns
45 negative 0 mV 0 ns
46 negative 0 mV 0 ns
47 negative 0 mV 0 ns
48 negative 0 mV 0 ns
49 negative 0 mV 0 ns
50 negative 0 mV 0 ns
51 negative 0 mV 0 ns
52 negative 0 mV 0 ns
53 negative 0 mV 0 ns
54 negative 0 mV 0 ns
55 negative 0 mV 0 ns
56 negative 0 mV 0 ns
57 negative 0 mV 0 ns
58 negative 0 mV 0 ns
59 negative 0 mV 0 ns
60 negative 0 mV 0 ns
61 negative 0 mV 0 ns
62 negative 0 mV 0 ns
63 negative 0 mV 0 ns
64 negative 0 mV 0 ns

Deprecated
Data Header: 2 0 0 0 Set VMM TAC Stop ena-low Sample
ACQ Detect Mode-Time-Edge Set Monitoring
Off Wait Time: 50 flag rising Apply 8x Set Apply
Off Trigger Pulser External Tr. Cnt bx9 1275 Ext

Control

IPs: 10 0 0 2 1

Open Communication Command: All Alive

APP FEC: APP (radio button)

S6 Read Write: Read (radio button)

All Send: All (button)

Trigger Acquisition - FEC

TP Delay: 81 (button)

Trg Per: BFFFFE

ACQ Sync: ACQ Win: 100 (button) 4096 (button)

BCID Reset: 0 (button) Set

Pulser: External (button)

Frame Cn: Trigger Cr: Set

Resets

Reset VMM2 WarmlInit FEC Reboot FEC S6

CKTK CKBC CKBC skt: 0 ns (button) 80MHz (button) 0 ns (button) Set

Auto Reset TK Pulses: checked

FEC Reset: 2 (button) Set

Test Pulse

Ske: 0ns (button) Widt: 128x25i (button) Polari: Positive (button) Set

Run Control

Run Num: 9000 (button) Angl: 0 (button)

Director: (button)

Comment: 09/19/16

Global Registers

Ch. polarity: negative (dropdown)

Analog tristates: Off (dropdown)

Gain (sg): 3.0 mV/fC (dropdown)

TAC Slop Adj: 125 ns (dropdown)

Neighbor Trigger (sr): Off (dropdown)

Disable At Peak: Off (dropdown)

Leak. Curr.: Enabled (dropdown)

Double Leak: On (dropdown)

Peak time (st): 200 ns (dropdown)

Sub Hysterisis: Off (dropdown)

ART: On (dropdown)

Mode: Timing (dropdown)

Dual Clock: Off (dropdown)

sbfm: Off (dropdown)

sbfp: Off (dropdown)

sbt: Off (dropdown)

Ch. Mon: 10 (button) SCMX: On (dropdown) SBMX: Off (dropdown)

ADCs: Enable (dropdown)

Direct Time: Off (dropdown)

Mode: 0 (button) 0 (button)

8-bit Conv. Mode: On (dropdown)

6-bit: Off (dropdown)

10b ADC: 200 (button)

8b ADC: 100 (button)

6b ADC: Low (dropdown)

Dual Clock Data: Off (dropdown)

Dual Clock 6-bit: Off (dropdown)

Threshold DAC: 300 (button)

Test Pulse DAC: 269.34 mV (button)

Load Calibrati: (checkbox)

Load Threshc: 5 (button)

Use Mapping: (checkbox)

Gain

It can select lots of gain as

0.5, 1, 3, 4.5, 6, 9, 12, 16 mV/fC



It could take Wider energy dynamic range

Peak time

It can select rise time Of signal
25, 50, 100, 200 ns

Monitoring channel

You can select channel
From 1 to 64 channel





Results

Response check by internal Test Pulse DAC with oscilloscope

100 DAC

200 DAC

300 DAC



Pdo(peak detector output)




= return value of Amplitude

Tdo(time detector output)

= return value of Rise time


Linearity check with internal test pulse by gain variation

Low gain





Gain 1.0 - 9.0 shows linearity.


Pdo vs Test pulse DAC value
Gain dependence
(0.5, 1.0, 3.0, 4.5, 6.0, 9.0, 12 16)



VMM test with Micro Megas



VMM2 Response check With Micro Megas detector



Summary & out look

Summary



- Development & Research of new readout for FoCAL - E pad
- Built a test bench for VMM2 hybrid at RD51 lab
- Checked VMM2 hybrid response with internal , external pulse
- Tested VMM2 hybrid with Micro Megas detector

Out look

- development new software for test higher speed readout.
- VMM3(next version of VMM2) will be produced and tested as a new readout system.
- New LGL summing board toward VMM will be developed.
- Beam test will be conducted for FoCAL-E with VMM hybrid.

Back up

ALICE Upgrade Project - FoCal detector(toward LHC long shutdown at 2020years)



- location of installation
 - 7m at z direction from collision point.
- acceptance
 - $3.3 < \eta < 5.3$
- structure
 - electro-magnetic calorimeter (FoCal-E)
 - hadron calorimeter (FoCal-H)
- purpose
 - To Detect jet effect and direct photon at forward.

For IP Connection (ping status 10.0.0.2)

Sending internal analog signal within VMM2

Start acquisition

Decide root name and directory

Control Global Registers

Start to make root file

Close to make root file

Gain, Peak time, Monitoring Channel, etc..

Control internal test pusler DAC

Control

IPs	10	0	0	2	1	^				
Open Communication Command						All Alive				
APP	FEC	S6	SPI	Read	Write					
All	Send	TP Delay	Trg Per	ACQ Sync	ACQ Win					
81	BFFFE	100	4096	BCID	Reset					
0	Set	Frame Cntr	Trigger Cntr	Set	Pulser	External				
ACQ On						ACQ Off	Link Status	Reset Links		
Resets						Reset VMM2	WarmInit FEC	Reboot FEC		
S6						CKTK	CKBC	CKBC skt		
						0 ns	80MHz	0 ns	Set	
						<input checked="" type="checkbox"/> Auto Reset	TK Pulses			
						<input type="checkbox"/> FEC Reset	2	Set		
Test Pulse						Ske	Widt	Polari		
						0ns	128x251	Positive	Set	
						<input type="checkbox"/> Use Mapping				
Run Control						Run Num	9000	Angle	0	
						Director	<input type="file"/>	Clear Counters	Triggers 0	
						Comment	Start Run	Hits 0	NA	
							Trigger E	<input type="checkbox"/> Write Da	<input type="checkbox"/> Calibrati	<input type="checkbox"/> Ignore 1
								<input checked="" type="checkbox"/> Show Char	<input checked="" type="checkbox"/> Enable Del	

Global Registers

Ch. polarity negative Analog tristates Off

Gain (sg) 3.0 mV/fC TAC Slop Adj (s) 125 ns

Neighbor Trigger (sr) Off Disable At Peak Off

Leak. Curr. Enabled Double Leak On

Peak time (st) 200 ns Sub Hysteresis Off

ART On Mode Timing Dual Clock Off

sbfm Off sbfp Off sbft Off

Ch. Mon 10 SCMX On (d) SBMX Off

ADCs Enable

Direct Time Off Mode 0 0

8-bit Conv. Mode On 6-bit Off

10b ADC 200 8b ADC 100 6b ADC Low

Dual Clock Data Off Dual Clock 6-bit Off

Threshold DAC 300

Test Pulse DAC 269.34 mV 300

Load Calibrati Load Threshc 5

日本物理学会 第71回年次大会

N.T.U. Athens
BROOKHAVEN
NATIONAL LABORATORY

3/19/16

23

VMM2 Channels

	SP	SC	SL	ST	SM	0 mV	SMX	0 ns	0 ns	0 ns	0 ns	SP	SC	SL	ST	SM	0 mV	SMX	0 ns	0 ns	0 ns	0 ns	
1	negative					0 mV	◆	0 ns	◆	0 ns	◆	33	negative				0 mV	◆	0 ns	◆	0 ns	◆	
2	negative					0 mV	◆	0 ns	◆	0 ns	◆	34	negative				0 mV	◆	0 ns	◆	0 ns	◆	
3	negative					0 mV	◆	0 ns	◆	0 ns	◆	35	negative				0 mV	◆	0 ns	◆	0 ns	◆	
4	negative					0 mV	◆	0 ns	◆	0 ns	◆	36	negative				0 mV	◆	0 ns	◆	0 ns	◆	
5	negative					0 mV	◆	0 ns	◆	0 ns	◆	37	negative				0 mV	◆	0 ns	◆	0 ns	◆	
6	negative					0 mV	◆	0 ns	◆	0 ns	◆	38	negative				0 mV	◆	0 ns	◆	0 ns	◆	
7	negative					0 mV	◆	0 ns	◆	0 ns	◆	39	negative				0 mV	◆	0 ns	◆	0 ns	◆	
8	negative					0 mV	◆	0 ns	◆	0 ns	◆	40	negative				0 mV	◆	0 ns	◆	0 ns	◆	
9	negative					0 mV	◆	0 ns	◆	0 ns	◆	41	negative				0 mV	◆	0 ns	◆	0 ns	◆	
10	negative					0 mV	◆	0 ns	◆	0 ns	◆	42	negative				0 mV	◆	0 ns	◆	0 ns	◆	
11	negative					0 mV	◆	0 ns	◆	0 ns	◆	43	negative				0 mV	◆	0 ns	◆	0 ns	◆	
12	negative					0 mV	◆	0 ns	◆	0 ns	◆	44	negative				0 mV	◆	0 ns	◆	0 ns	◆	
13	negative					0 mV	◆	0 ns	◆	0 ns	◆	45	negative				0 mV	◆	0 ns	◆	0 ns	◆	
14	negative					0 mV	◆	0 ns	◆	0 ns	◆	46	negative				0 mV	◆	0 ns	◆	0 ns	◆	
15	negative					0 mV	◆	0 ns	◆	0 ns	◆	47	negative				0 mV	◆	0 ns	◆	0 ns	◆	
16	negative					0 mV	◆	0 ns	◆	0 ns	◆	48	negative				0 mV	◆	0 ns	◆	0 ns	◆	
17	negative					0 mV	◆	0 ns	◆	0 ns	◆	49	negative				0 mV	◆	0 ns	◆	0 ns	◆	
18	negative					0 mV	◆	0 ns	◆	0 ns	◆	50	negative				0 mV	◆	0 ns	◆	0 ns	◆	
19	negative					0 mV	◆	0 ns	◆	0 ns	◆	51	negative				0 mV	◆	0 ns	◆	0 ns	◆	
20	negative					0 mV	◆	0 ns	◆	0 ns	◆	52	negative				0 mV	◆	0 ns	◆	0 ns	◆	
21	negative					0 mV	◆	0 ns	◆	0 ns	◆	53	negative				0 mV	◆	0 ns	◆	0 ns	◆	
22	negative					0 mV	◆	0 ns	◆	0 ns	◆	54	negative				0 mV	◆	0 ns	◆	0 ns	◆	
23	negative					0 mV	◆	0 ns	◆	0 ns	◆	55	negative				0 mV	◆	0 ns	◆	0 ns	◆	
24	negative					0 mV	◆	0 ns	◆	0 ns	◆	56	negative				0 mV	◆	0 ns	◆	0 ns	◆	
25	negative					0 mV	◆	0 ns	◆	0 ns	◆	57	negative				0 mV	◆	0 ns	◆	0 ns	◆	
26	negative					0 mV	◆	0 ns	◆	0 ns	◆	58	negative				0 mV	◆	0 ns	◆	0 ns	◆	
27	negative					0 mV	◆	0 ns	◆	0 ns	◆	59	negative				0 mV	◆	0 ns	◆	0 ns	◆	
28	negative					0 mV	◆	0 ns	◆	0 ns	◆	60	negative				0 mV	◆	0 ns	◆	0 ns	◆	
29	negative					0 mV	◆	0 ns	◆	0 ns	◆	61	negative				0 mV	◆	0 ns	◆	0 ns	◆	
30	negative					0 mV	◆	0 ns	◆	0 ns	◆	62	negative				0 mV	◆	0 ns	◆	0 ns	◆	
31	negative					0 mV	◆	0 ns	◆	0 ns	◆	63	negative				0 mV	◆	0 ns	◆	0 ns	◆	
32	negative					0 mV	◆	0 ns	◆	0 ns	◆	64	negative				0 mV	◆	0 ns	◆	0 ns	◆	

64channels

Can be controlled

SP=adjustable polarity

SC=Sensor Capacitance

SL=Leakage Current disable
ST=1.2pF,Test Capacitor enable

SM=Mask enable

Run Control

Run Num:	9000	Angle:	0	Clear Counters	Triggers 0	Hits 0	N.T.U. Athens
Director:				Start Run	Stop Run	<input type="checkbox"/> Trigger E	
Comment:	NA					<input checked="" type="checkbox"/> Write Da	<input type="checkbox"/> Ignore 1
						<input checked="" type="checkbox"/> Show Chan	<input checked="" type="checkbox"/> Enable Del

FEC Response

<input type="button" value="Clear"/>	Req ID :6
	Data, 1: 3
	Data, 2: aaaaffff
	Data, 3: 0
	Data, 4: 0
	Data, 5: 1


Calibration

Gain Range	3.0 mV/fC	3.0 mV/fC	
Threshold Range	200	300	50
Pulser Range	200	300	50
Channel Range	1	1	<input type="checkbox"/> Masking
Events	1000	<input type="radio"/> Auto	

Calibration => It can make macros with internal test pulse.
Gain, Pulse range, channels , Number of Events

Trigger Data => to observe response of VMM2 with external trigger

You can check the analog signal
before Analog Digital Conversion
With oscilloscope



Without fitting

test_bc_[0]

test_bc_[0]	
Entries	20
Mean	706.1
RMS	192.1

Default

Peak time=200ns

アナログ信号のピーカ
の大きさ

1000

800

600

400

200

0

Channel_10

High Gain

信号の小さな変換に対して大きく反応する

日本物理学会 第71回年次大会

DAC

test_bc_[0]

Entries 20

Mean 706.1

RMS 192.1

Gain = 0.5mV/fC

Gain = 1.0mV/fC

Gain = 3.0mV/fC

Gain = 4.5mV/fC

Gain = 6.0mV/fC

Gain = 9.0mV/fC

Gain = 12 mV/fC

Gain = 16 mv/fC

信号の大きな変換に対して小さく反応する
Low Gain


• Gainの大きさ毎に、
DACの大きさとアナログ信号のピーカ
の大きさの依存性が確認できた

- High Gainでは弱い信号(Low Energy)の読み出し
- Low Gainでは強い信号(High Energy)の読み出し
が期待される

RD51 Collaborationの紹介


Development of Micro-Pattern Gas Detectors Technologies

- Micro Pattern Gas Detectors技術的発展とその応用を目指す。
- その技術の基礎と応用された研究に向けて必要とされる electronic-readout systemの開発も行なっている。
- APV25 , VMM prototypeを開発した。



Some bugs of VMM

しかし、VMM2 prototype チップにはバグがある。



バグはどこからくるのか？


reason1) Cross talk

reason2) bit flipping

reason3) 原因が分からぬバグ



Reason 1) Cross talk (high gain and high Test Pulse DAC)

21チャンネルのみにアナログ信号を送った結果、違うチャンネルのでも反応をしていることが確認できた。



2) Bit flipping



Meanデータの倍数に信号が来るよう見えた現象があった。




reason3) chip is bad.

Cross talkとBit flippingの現象以外にも原因が分からぬ

結果が見えた。この結果もprototypeのバグとして考えられる。






Check VMM2 Thermal data.

I tested thermal result of VMM2

With agilent u1251b.




3/19/16

日本物理学会 第71回年次大会

34





This Ceramic has
lots of small holes.



VMM2チップの温度が上がり、チップに損害を与える可能性があったため、
温度低下のため、Ceramicを用いたVMM2チップの温度調節

70°C->60°C

時間 Vs 温度




SRS System card

- D-CARD

<= VMM2から送られて来た
デジタル信号をFEC boardに送る。
<= VMM2に電力を提供する。
(VMM2の消費電力はAPV25の3倍)


- FEC V6

<= D-CARDからのデータを処理
し、PCへデータを送る。



電源モジュールを搭載した mini crate などをまとめたシステムのことである

DCARD




FEC V6




Analog response with internal pulser


200




250




300




350



25ns




50ns








Gain 3.0 mV/fC , Test pulser DAC 400


100ns



200ns









Nim Cable
VMM2 chip




All channel test

128 ch pin + 2 GND pin

(130pin panasonic connector)



test_bc_[0]




Data taking Condition

data trigger length 200ns
delay time 0s
trigger rate 2000Hz

F.G.電圧 VS Pdo

test_bc_[0]



結果


- 各チャンネル毎にPdo値が違う
- GNDの方にも一緒に信号を送って結果、データに揺らぎが生じた

3/19/16


日本物理学会

第71回年次大会

test_bc_[0]



test_bc_[0]



External Signal test

Function Generator
External trigger & external signal



VMM2
Discriminator、shaper、
Peak & Time detector、
ADC(Analog Digital Converter)



SRS


D-CARD
+FEC(Front End Concentrator)



NTU Athens
Data taking & monitoring

日本物理学会

第71回年次大会




Nim Cable

VMM2 chip




SRS


HDMI



PC
NTU Athens

Ethernet





Function
generator



Nim Cable
VMM2 chip



One channel test

3/19/16

日本物理学会 第71回年次大会



45

9.0mV/fC_gain




test_bc_[1]
Entries 41
Mean 543.6
RMS 228.1

12mV/fC_gain

test_bc_[1]
Entries 542
Mean 542
RMS 227

16mV/fC_gain

test_bc_[1]
Entries 41
Mean 392.2
RMS 103



Channel 58

Peak time 200ns

lean_[0]

lean_[0]
Entries 1
Mean 9
RMS 0

